Test Program Generation for a Microprocessor

A Case-Study

BORATOIRE DE RECHERCHE EN

Achim D. Brucker, Abderrahmane Feliachi, Yakoub Nemouchi and Burkhart Wolff

UNIVERSITÉ

PARIS

Introduction

- Certifications of critical security or safety system properties are becoming increasingly important
- Common Creteria is an international stadard (ISO/IEC 15408) for computer security certification
- The Common Criteria requires for each level:
 - ✓ EAL1: Functionally Tested
 - ✓ EAL2: Structurally Tested
 - ✓ EAL3: Methodically Tested and Checked
 - ✓ EAL4: Methodically Designed, Tested, and Reviewed
 - ✓ EAL5: Semi-formally Designed and Tested
 - ✓ EAL6: Semi-formally Verified Design and Tested
 - EAL7: Formally Verified Design and Tested

Introduction

The principal goal of the EU IP Euro-MILS

- Certification > EAL5 for the PikeOS real time operating system
 This requires the test of the underlying hardware of the entire system
- \checkmark In industry, this is done by special "test kits"
- ✓Our motivation: automatically generating test kits which check that a given Hardware meets the requirements imposed by PikeOS

Our contributions :

- ✓Use a formal model of microprocessor (specified in Isabelle/HOL)
- ✓ Generate test programs from this model (using HOL-TestGen)

Outline

["] Introduction

Instead of PikeOS: The Verisoft system architecture

- ["] VAMOS, (gate-level) VAMP, abstract VAMP
- Expressing Test-Scenarios in HOL-TestGen
- ⁷ Experimental Results
- Conclusion

Verisoft Layers



The Context: The Verisoft Project

Main goal: pervasive formal verification of a computer system from application level to hardware (in Isabelle)

 developed and verified in context of german BMBF project Verisoft

We just use the VAMPasm for testing

VAMP Microarchitecture



Gate-level VAMP

- **VAMP** layers
- ✓ Consist of 5 layers
- ✓ Instruction Fetch Layer
- ✓Instruction Decode Layer
- ✓ Execution Layer
- ✓Completion Layer
- ✓WriteBack Layer
- **VAMP Functional model**
- ✓ IF and ID: realize a pipelined implementation
- EX, C, WB realize Tomasulo scheduler with
- ✓ Five functional units
- ✓ Fair scheduling policy on CDB
- **✓ ROB** for precise interrupts

VAMP Abstract Model



The abstract VAMP

VAMP Model

- The processor consists of set of transitions
- Those transitions are defined over Instruction Set Architecture configurations
- A configuration consists of 5 elements
 - Program Counter : a 30 bit register
 - Delayed Program Counter : a 30 bit register
 - General Purpose Registers: a register file consisting of 32 registers of 32 bits each
 - Special Purpose Registers: a register file consisting of 32 registers of 32 bits
 - ✓ Memory Model: a 2 bytes addressable memory

HOL-TestGen session using Isabelle/jEdit Front-End

000	Scenario1.thy (modified)		
	y (~/codebox/hol-testgen/add-ons/security/examples/firewall/CommonScenarios/Scenario1/)	٤	8
	it the same behaviour as the modelled policy. *} pec "port_positive x \land accross_hosts x \land fix_values x \longrightarrow FUT x = TestPolicy x"	~	 Sidekick
	The following command puts the test theorem into the desired form. *} (prepare_fw_spec)		
	Next, the policy is unfolded and possibly simplified *} (simp add: policyLemmas)		
txt{*	Test case generation, takes about half a minute in this example: *}		
apply	(gen_test_cases "FUT")		
txt{*	Simplification of the generated test cases. This makes test data generation more efficient. *}		
apply	(simp_all add: policyLemmas) Output Output	1	
apply txt{*S	Output	-	
	O O O Output	late	Update
txt{*S store	Output t ↓ Output t ↓ Output proof (prove): step 6 goal (96 subgoals):	late	Update
txt{*S store	Output Image: Contract of the second seco	date	Update
txt{*S store text{* extern scenar \textt \textt	Output proof (prove): step 6 goal (96 subgoals): 1. FUT (1::int, (Host1, 1::int, udp), (Host2, 3389::int, tcp), data) = Some (allow ()) 2. FUT (1::int, (Host1, 1::int, udp), (Host2, 3389::int, udp), data) = Some (deny ()) 3. P0 ((??X35X6 ≤ (4096::int) ∧ (1024::int) ≤ ??X35X6) ∧ ??X35X6 ≠ (3389::int)) 4. FUT (1::int, (Host1, 1::int, udp), (Host2, ??X35X6, tcp), data) = Some (allow ()) 5. THYP ((∃x≤4096::int. (1024::int) ≤ x ∧ x ≠ (3389::int) ∧ FUT (1::int, (Host1, 1::int, udp), (Host2, x, tcp), data) = Some (allow ())) →	date	Update

HOL-TestGen

Isabelle

- An interactive proof Assistent based on kernel ensuring logical correctness
- Customizable to variety of logics (FOL,HOL, ZF)
- Supports many specification constructs
- Provide tools for automatic reasoning

HOL-TestGen

- Built on top of Isabelle/HOL
- Provide modeling environment for test theory
- For stating and tranforming a test specification
- For test generation using Isabelle's tactic procedures

The HOL-TestGen Workflow

- The use of Hol-TestGen environment requires 4 major steps each step has its own specific tool
- Step 1 is performed on Hol-TestGen by unsing test_spec
- Step 2 is performed by gen_test_cases tactic
- Step 3 is performed by gen_test_data
- Step 4 is performed by generate_test_script



Outline

["] Introduction

Instead of PikeOS: The Verisoft system architecture

- [~] VAMOS, (gate-level) VAMP, abstract VAMP
- "Expressing Test-Scenarios in HOL-TestGen
- Experimental Results
- Conclusion

VAMP Isabelle Model



Our Approach

- VAMP assembly language
 - An assembly language was introduced abstracting the VAMP ISA
 - ✓ Addresses are represented by naturals
 - Memory and registers contents represented by integers
 - A configuration is introduced on Isabelle/HOL by record type ASMcore with 5 fields
 - The instructions are represented in an abstract datatype with readable names
 - The transition relations between configurations is specified by Step on Isabelle
 - Step execute the current program instruction given in DPC
 - Those transition relations are used as the basis of test specification

Our Approach in different testing scenarios

- 4 types of instructions are concerned by test scenario:
 - Memory related load/store operations
 - ✓arithmetic operations
 - ✓logical operations
- ✓ control flow realted operations
- **1** test scenario is presented as an example:
 - ✓ Testing load/store operations
- The scenario is applied with :
 - Unit testing scheme
 - ✓ Sequence testing scheme

Testing Methodology

- 2 testing scenario schemes are applied :
 - Model-based unit testing
 - Model-based sequence testing
 - Unit test scenario:
 - Unit-test specification has the following scheme:

test_spec pre $\sigma \iota \implies$ SUT $\sigma \iota =_k$ exec_instr $\sigma \iota$

- Where test_spec is used to state test specification
- ✓ =k is our conformance relation
- **Goal of using Model-based unit testing scenario**
 - Test individually each operation or instruction with different data

Steps for unit testing scenario of load/store operations

- Step 1 reduce the domain of generated tests to load/store operations
- Step 2 generation of test cases and uniformity hypotheses from TS
- Step 3 instantiation of test data for each test case
- Step 4 test execution



load/store unit testing scenrio on HOL-TestGen



Step 1 will be done by introducing the predicate is_load_store in precondition of TS

Step 2 8 test cases with symbolic operands for each instruction are generated

A uniformity hypotheses is stated on each symbolic test case, which will allow to select one concrete witness for each sympbolic test

Step 3 instantiation of test data with gen_test_data

Unit test scenario will reveal design faults or undesired state modification

Our Approach: Testing Methodology

```
<sup>7</sup> 2 testing scenario are applied :
```

- Model-based unit testing
- Model-based sequence testing

Sequence testing scenario:

```
✓ Sequence test specification has 2 schemes:

test_spec pre is::instr list ⇒

(\sigma_0 \models (\_ \leftarrow mbind is exec_{VAMP}; assert_{SE} (\lambda \sigma. \sigma =_k SUT \sigma_0 is)))

✓ Or

test_spec pre is::instr list ⇒

(\sigma_0 \models (\_ \leftarrow mbind (is@[load x 0]) exec_{VAMP}; assert_{SE} (\lambda \sigma. (gprs \sigma)!0 = (gprs (SUT \sigma_0 is))! 0)))

✓ In both \sigma_0 is an initial state and is is the sequence of instructions that will be generated

✓ exec_vamp is a lifting of exec_instr into state exception monad

Goal of using Model-based sequence testing scenario

✓ sequence of instructions up to a given length
```

load/store sequence testing scenrio on HOL-TestGen



- Step 1 Filtering by is_load_store the entire input sequences, without filtring we have 178809 cases...
- Step 2 After filtring for a sequence of length < 4 we have 585 test cases:

✓ 585= 1 + 8 + 8*8 + 8*8*8

- Step 3 instantiation of test data for each test case
- Sequence testing scenario (« purpose») designed to reveal
 - ["] Byte alignment errors
 - Memory errors caused by piplining 17

Outline

["] Introduction

Instead of PikeOS: The Verisoft system architecture

- ["] VAMOS, (gate-level) VAMP, abstract VAMP
- Expressing Test-Scenarios in HOL-TestGen
- **Experimental Results**
- Conclusion

Experimental results

In unit testing scenario

- ["] Strong assumption on testability
- the test driver has actually access to registers and Memory

In sequence scenario of load/store operations

- **39 seconds in test partitionning phase**
- ⁷ 42 in test data selection
- ⁷ 2 seconds of test program generation
- 585 test programs for scenario in 83 seconds!!!

Experimental results

⁷ In this paper, we focussed on test generation method

- No experiments was done against 'real' hardware
- ^{*} However, we generated mutants from the generated code (using isabelle's code generator) of the processor model
- ⁷ 585 test programs (of this scenario) were run against the mutant set
- Results : 91% kills...

Number of	successful test	cases:	54	of	585	(ca.	9%)
Number of	warning:		0	of	585	(ca.	0%)
Number of	errors:		Θ	of	585	(ca.	0%)
Number of	failures:		531	of	585	(ca.	91%)
Number of	fatal errors:		Θ	of	585	(ca.	0%)

Outline

["] Introduction

Instead of PikeOS: The Verisoft system architecture

- ["] VAMOS, (gate-level) VAMP, abstract VAMP
- Expressing Test-Scenarios in HOL-TestGen
- ⁷ Experimental Results

" Conclusion

Related Work

- Formal verification is widely used in industry since at least 10 years
 - ⁷ 1997: Functional verification of the superscalar sh-4 microprocessor by P.Biswas, A.Freeman, K.Yamada, N.Nakagawa, K.Ushiyama
 - 2003: Formal verification at intel by John Harrison
- Formal models of complete micro-processors as well as verification approaches that provide verification from application layer to the hardware are rare.
 - ²⁰¹⁰: Besides of VAMP we have Formal verification and verification of microkernel by Jan Dörrenbacher
 - ²⁰⁰³: We have Fox Formal Specification and Verification of arm6 by Anthony C.J.Fox
- Test program generation for microprocessor intruction sets have been known for long time
 - ⁷ 2001: A new functional test program generation methodology by F.Fallah and K.Takayama.
 - ⁷ 2005: A configurable random test program generator for micro-processors by Haihua Shen. Lin ma, and Hang Zhang.
- Only few works suggest to use model based or specification based test program generation algorithms
 - ²⁰¹¹: Reconfigurable model based test program generator for microprocessors by Alexander Kalkin, Eugene Kornykhin, Dmitry Vorobyev.

Conclusion

- We introduced a model-based test generation technique for a realistic model of a RISC processor called VAMP. The technique is of particular interest for higher level certification (for example in higher EAL levels Common Criteria)
- We adapted and reuse the formal model of the processor implemented on Isabelle/HOL to generate test cases
- We automatically converted the test cases to test programs that can be used to check if a given hardware model conforms to the VAMP processor
- We evaluated the technique by generating mutants from the generated code of the model and killing theme by the generated test sets.